

Radha krishna Institute of technology & engineering
subject: Analog Electronics circuit
semester: 3rd sem
Branch : EE

Transistor

- Transistor As an amplifier
- Types
- Transistor Connections
- characteristics
- Region of operation.

Transfer + Rectifier \rightarrow Transistor





Amplifying action is produced by transferring a current from low resistance

Transistor

\rightarrow n-p-n

\downarrow
high resistance

\rightarrow p-n-p.




(symbols)


B = Base

C = collector

E = Emitter




→ The collector (p-type) of a p-n-p transistor has a reverse bias & receiving hole charges that flow in o/p



The collector (n-type) of npn transistor has reverse bias and received electrons.

→ forward Biasing :- when external voltage applied to the junction is in such a direction that it cancels the potential barrier, thus permitting current flow, called forward biasing.






+ve terminal connected → P type

-ve terminal connected → N type

→ Reverse Biasing :- when the external voltage applied to the junction is in such a direction that potential barrier is increased, it is called reverse biasing.

-ve terminal → P type
+ve terminal → N type

→ Properties of PN junction :-



(P-type)

(N-type)

→ on P-type current carried by holes.

→ on N-type current carried by free electrons.

→ The -ve terminal when connected to N-type, it repels free electrons in N-type

Transistor connections.

→ 3 leads in transistor

- collector
- Base
- Emitter

→ But for connection, 4 terminals required.

- 2 for I/P.
- 2 for O/P

→ This problem overcome by making one terminal common to both output and input.


→

Transistor connection

	Common Base characteristics	Common Emitter connection	Common collector connection
1. Input resistance	low (100Ω)	low (750Ω)	Very high ($750k\Omega$)
2. O/P resistance	very High ($450k\Omega$)	High ($45k\Omega$)	Low (50Ω)
3. Voltage gain	150	500	less than 1
4. Application	for high frequency applications	for audio frequency applications	for impedance matching

Common Base Connection

g/p applied between emitter & base.
o/p taken from collector & base.




\downarrow
o/p
 \downarrow

current amplification factor


$$\alpha = \frac{\Delta I_C}{\Delta I_E}$$

input characteristics. graph is in between input current and input voltage when output voltage is constant.




$$\text{input resistance, } r_i = \frac{\Delta V_{BE}}{\Delta I_E}$$

output characteristics graph is in between off cur & off voltage where input current is constan



$$\text{output resistance, } r_o = \frac{\Delta V_{BC}}{\Delta I_C}$$

Common Emitter connection



$$\beta = \frac{\Delta I_C}{\Delta I_B}$$


I_B \rightarrow input current

I_C \rightarrow o/p \propto

V_{BE} \rightarrow s/p voltage


V_{CE} \rightarrow o/p voltage.

input characteristics. It is the curve between base current I_B & base-emitter voltage V_{BE} at constant collector-emitter voltage V_{CE} .



$$r_i = \frac{\Delta V_{BE}}{\Delta I_B}$$



output characteristics



$$r_o = \frac{\Delta V_{CE}}{\Delta I_C}$$

Graph is in between output current & output voltage where input current remains constant.


common collector connection



$$r = \frac{\Delta I_E}{\Delta I_B} = \frac{\text{change in emitter current}}{\text{change in base current}}$$


input

characteristics



output

characteristics



Load Line

collector-emitter voltage

$$V_{CE} = V_C - I_C R_C$$


If V_C & R_C are fixed values, therefore, it is a first degree equation and can be represented by a straight line on the output characteristics.

This is known as ^{d.c.} load line & determines

the locus of V_{CE} - I_C points for any given value of $\max V_{CE} = V_C$ & $\min I_C = \frac{V_C}{R_C}$.

Operating point

The zero signal values of I_C & V_{CE} are known as operating points.




It is the intersection between the load line & the output characteristics of a transistor.

→ It is called Q-pt ^{bcoz} it is the pt on I_C - V_{CE} characteristics when the transistor is silent i.e. in the absence of the signal.


$$V_{CE} = 0 \text{ volts}$$

$$I_C = 0 \text{ mA}$$




Working

npn transistor



(Basic connection of npn)

pnp transistor



2 types of current in pn junction.

Diffusion

Drift

Diffusion current

Diffusion current is due to the flow of the majority concentration of charge carriers in a p-n junction.

Dreft current

This current is due to the movement of majority charge carriers in a p-n junction on the application of an external voltage supply.

Transistor -


Bipolar Junction
Transistor

Field Effect
Transistor

- Bipolar represents the flow of both the charge carriers i.e electrons & holes.
- Field represents that the electric current flow is due to the characteristic creation of electric field in FET.
- FET is an unipolar device that means the current flows is due to the movement of single charge carriers (either electrons or holes).

Q.2 Draw the d.c load line & what will be the Q.Pt of zero signal base current & zero A.C


$$B = 50$$



Load line

$$V_{CE \text{ max}} = V_{CC} \\ = 12V$$


$$I_{C \text{ max}} = \frac{V_{CC}}{R_C} = \frac{12}{6 \times 10^3} = 2 \text{ mA}$$



Q.Pt

$$\begin{aligned} V_{CEQ} &= V_{CC} - I_e R_E \\ &= 12V - (B I_B) R_E \\ &= 12V - (50 \times 20 \times 10^{-6}) \cdot R_E \\ &= 12V - 1 \text{ mA} \cdot R_E \\ &= 12V - (1 \times 10^{-3}) \times (6 \times 10^3) \\ &= 6V \end{aligned}$$

$$\begin{aligned} I_{CQ} &= B I_B \\ &= 50 \times 20 \text{ nA} \\ &= 50 \times 20 \times 10^{-6} \\ &= 1 \text{ mA} \end{aligned}$$



Characteristics
of Transistor

of Transistor

Bipolar Junction Transistor

Opamp

JFET

Field Effect Transistor

MOSFET
(Metal Semiconductor FET)

P-channel
JFET.

n-channel
JFET

enhancement
type MOSFET

depletion
type MOSFET

n-channel p-channel
thin plates
n-channel p-channel

FIELD EFFECT TRANSISTOR


The FET is a three-terminal device used for a variety of applications.

Difference Between BJT & FET

BJT

- i) BJT transistor is a current-controlled device.
- ii) output characteristics of the device are controlled by base current & not by base voltage.

iii)



(a)

The current I_C in fig(a) is a direct function of the level of I_B .

- iv) BJT transistor are two types.

npp bipolar transistor
pnp n n


- v) BJT is a bipolar device where bi indicates that the

conduction levels a p & n charge carriers (electrons & holes)

FET

- i) FET transistor is a voltage-controlled device.
- ii) In FET, the output characteristics are controlled by input voltage (i.e. electric field) & not by input current.

iii)



(b)

The current I_D will be a function of the voltage V_{GS} applied to the input circuit of fig(b).

- iv) FET transistor can be

n-channel transistor
p-channel n

- v) FET is a unipolar device depending on either electron (n-channel) or hole (p-channel) conduction.

BJT

FET

- vi) BJT has low input impedance.
- vii) voltage gain for BJT amplifiers are more.
- viii) BJT are less temperature stable.
- ix) BJT are larger in size.
- vi) FET has high input impedance.
- vii) FET voltage gain for FET amplifiers are less.
- viii) FET are more temperature stable.
- ix) FET are smaller than BJT, so useful in integrated-circuit chip.

8

8

FET

Function field effect transistor (FET)

Metal oxide semiconductor
field effect transistor (MOSFET)

Metal semiconductor
field effect transistor (MESFET)

Depletion type
MOSFET


Enhancement type MOSFET

why the name field Effect Transistor

for FET electric field is established by the charges present that controls the conduction of the output circuit without the need for the direct contact between controlling and controlled quantities.

construction of JFET

construction of n-channel JFET:-




→ It is a 3 terminal device with 1 terminal capable of controlling the current between the other two.

→ For a n-channel JFET major part of the structure is n type that forms the channel between embedded layers of p-type materials.

→ The top of n-channel is connected through terminal referred to as drain while the lower end of the same material is connected to a terminal referred to as source.

→ The two p-type materials are connected together to the gate terminal.

operation



- On the absence of any applied voltage JFET has two pn junctions as a result of which there is a depletion region at each of a junction.

- Due to the application of voltage from drain to source the current is established from the source. The "gate", through an applied potential controls the flow of charge to the drain.

case-1 (fig-2)

$V_{GS} = 0V$, $V_{DS} = \text{some finite value}$.


- The result is the gate and source terminal at the same potential & a depletion region in the lower end of each p-type material similar to the no bias condition.

- The instant voltage $V_{DS} = V_{DD}$ is applied, electrons are drawn to the drain terminal establishing current I_D drain terminal.

$$I_D = I_S$$

- The region for change in width of the depletion region is due to the fact that different voltage level are set up by the drain current due to non-uniform n-channel distribution of resistance on the drain compared to the source.
- Hence the upper region is more reverse biased compared to the lower.
- If V_{DS} is increased from $0 \rightarrow \text{few volts}$, current will increase.

N.B Forward bias junction has low resistance path.
 & vice versa.




(Fig-2)

Pinch off $V_{DS} = 0V, V_D$

- As V_{DS} increases and approaches the value equal to V_p , then depletion regions will widen causing a reduction in a n-channel width.
- At this point of time when the two depletion regions touch each other, the condition is referred to as pinch-off & the voltage is known as pinch-off voltage.
- When V_{DS} increases beyond V_p , the region between the depletion region increases in length but I_D remains same and denoted as I_{DS} .
- I_{DS} is the maximum current for JFET & defined by the condition $V_{DS} = 0V$.

$$V_{DS} > |V_p|$$

characteristics.




case-2 (Fig-4)

- A voltage of $-1V$ is applied between gate and source, the current reaches the saturation level earlier as compared to $V_{GS}=0V$ condition.
- Hence the saturation level will be met at the lower value of V_{DS} .
- When V_{GS} is made more negative i.e. equal to $-V_P$, it is sufficiently negative to establish zero current and the device gets turned off.


pinch off voltage — it is the minimum drain-source voltage at which the drain current essentially becomes constant.

→ The level of V_{GS} that results in $I_D = 0 \text{ mA}$
 By $V_{GS} = V_P$, with V_P being a $-ve$ voltage for
 n channel devices & the value for p-channel &
 as defined



(Application of a negative gate voltage to the gate of a JFET)

Characteristics of n channel JFET with $I_{DS} = 8 \text{ mA}$, $V_P = -$



Characteristics of a JFET

- 2 types of characteristics. 1) Output / Drain characteristics
2) Transfer characteristics.

(1) Drain characteristics :- It gives relation between I_D & V_{DS}

For different values of V_{GS} .


- It can be subdivided into 4 regions.

1) Ohmic Region (OA) :-

- During this period the current is linear for low values of V_{DS} .

- Current varies directly with voltage following ohms law.

ie JFET behaves like an ordinary resistor till pt. "A" called knee point.



2) Curve (AB) :- I_D increases at a very low rate upto pt. B. ie from pt "A" to pt "B".

- V_{DS} corresponding to pt "B" called pinch-off voltage.

3) Pinch-off region (BC) :- It is known as saturated or amplified region.


- During this period V_{DS} increases but I_D remains constant & named as I_{DS} .

- During this period no external bias required as $V_{GS} = 0V$.

~~Drain current region~~

4) Breakdown region :- If V_{DS} increases beyond the saturated value, then I_D increases rapidly.


- Bcoz the reverse biased gate channel PN junction undergoes Avalanche breakdown.



4 DEPLETION TYPE MOSFET & DE MOSFET.

Basic construction By changing the polarity of V_{DS} , it can operate in both modes.


- A slab of p-type material is formed from a silicon base & is referred to as the substrate.
- It is the foundation on which the device is constructed.
- The substrate is internally connected to the source terminal.
- Many discrete devices provide an additional terminal labeled ss, resulting in a four-terminal device, such as in fig (a).



- The source & drain terminals are connected through metallic contacts to n-doped regions linked by an n-channel as shown in fig.
- The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin silicon dioxide (SiO_2) layer.
- SiO_2 is a type of insulator referred to as a dielectric, which sets up opposing electric fields with dielectric when exposed to an externally applied field.

- ~~SiO₂ layer is an insulating layer means that:~~
- There is no direct electrical connection between the gate terminal & the channel of a MOSFET.
 - It is the insulating layer of SiO₂ in the MOSFET construction that accounts for the very desirable high input impedance of the device.
- so $I_g = 0$
- The input resistance of a MOSFET is more than that of a typical JFET, even though the input impedance of most JFETs is sufficiently high for most applications.
 - B'coz of high input impedance $I_g = 0$ A for dc bias configuration.
 - In MOSFET
 - Metal for drain, source & gate
 - Oxide for silicon dioxide insulating layer.
 - Semiconductor for the basic structure on which the n-and p-type regions are diffused.
 - The insulating layer between the gate and the channel has resulted in another name for the device, i.e. insulated-gate FET, or IGFET.

BASIC OPERATION AND CHARACTERISTICS



~~n-type~~ ~~F_E of (I)~~
n-channel depletion-type

MOSFET with $V_{GS} = 0V$ & applied voltage V_{DD} .


case-I $V_{GS} = 0V$, V_{DS} = +ve value

→ The gate & source voltage is set to 0V by the direct connection from one terminal to the other & a voltage V_{DS} is applied across the drain-to-source terminals.

→ The result is an attraction for the positive potential at the drain by the free electrons of the n-channel and a current similar to that established through the channel of the FET.

case - II

$$V_{GS} = -\text{ve value}$$



Electrons
repelled by negative
potential at gate. (Fig-3)

$V_{GS} \uparrow$

Reduction in free electrons carriers in a channel due to a negative potential at the gate terminal.

- V_{GS} is set at negative voltage such as $-1V$.
- The -ve potential at the gate will tend to push electrons toward P-type substrate (like charges repel) & attract holes from the P-type substrate (opposite charges attract) as shown in the above figure.
- Depending on the magnitude of the negative bias established by V_{GS} , a level of recombination between electrons & holes will occur that will reduce the number of free electrons in the n-channel available for conduction.
- The more negative the bias, the higher is the rate of recombination.
- The resulting level of drain current is therefore reduced with increasing negative bias for V_{GS} .

Case - II $V_{GS} = +ve$ value, the gate will draw the addition electrons (minority carrier) from P-type material.

\rightarrow if we apply $V_{DS} = 4V$ then $I_D = 22.2 \text{ mA}$.

That means I_D exceed the maximum rating (current or power) for the device.

$V_{GS} \uparrow I_D \uparrow$

\rightarrow The application of a positive gate-to-source voltage has "enhanced" the level of free carriers in the channel compared to that encountered with $V_{GS} = 0V$.

\rightarrow so region of positive gate voltages on the drain/transistor characteristics is often referred to as the enhancement region.

\rightarrow The region betⁿ cutoff & saturation level of I_{DS} referred to as the depletion region.

\rightarrow The relationship betⁿ I_D & V_{GS} is defined by Shockley's equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Control Variable

Constants

$$I_D = \begin{cases} I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 V_{DS} > V_P & (n\text{-channel}) \\ V_{GS} < V_P & (p\text{-channel}) \\ 0 & \text{otherwise} \end{cases}$$

Transfer characteristic :-




Fig.(2)

Drain characteristics & transfer characteristics
for an n-channel depletion MOSFET.


From above figure :-

- i) I_{DSS} (shorted-gate drain current) :- It is the drain current with source short-circuited to gate (i.e. $V_{GS}=0$) and drain voltage (V_{DS}) equal to pinch off voltage. It is some times called zero bias current.
- ii) V_{DS} - maximum drain voltage
- iii) V_{GS} - gate to source voltage
- iv) I_D - drain current
- v) V_p (pinch off voltage) - It is the minimum drain source voltage at which the drain current essentially becomes constant.

If $V_{DS} > V_p$ then JFET can operate.

If $-V_{DS} > V_{DS(\text{max})}$ then JFET breakdown.

29



Expression for drain current I_D ?

$V_{GS(\text{off})} \rightarrow$ Gate-source cut off voltage : It is the gate-source voltage where the channel is completely cut off and the drain current becomes zero.

$$V_P = V_{GS(\text{off})} (\because \text{By drain characteristic})$$

so $I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(\text{off})}} \right]^2$



I_D = drain current at given V_{GS} .

I_{DSS} = shorted - gate drain current

V_{GS} = gate - source voltage.



$V_{GS(\text{off})}$ = gate - source cut off voltage.

symbol





substrate connected to source

(n-channel depletion-type mosfet)





(p-channel depletion-type mosfet)

Enhancement type MOSFET

p-channelconstructionTransfer characteristics

current will increase with -ve values of V_{DS} .



P-channel depletion type mosfet





Drain current increase from cutoff at $V_{DS} = V_P$

I_{DS} increase for -values of V_{DS} .

n - Channel enhancement type mosfet



p - Channel enhancement type mosfet



~~Fig. 5~~

V_G = 0V, V_{DS} = some true value.


- The result is the gate and source terminal at the same potential & a depletion region in the lower end of each P-type material similar to the no bias condition.

- The instant voltage $V_{DS} = V_{DD}$ is applied, electrons are drawn to the drain terminal establishing current I_D drain terminal.

$$I_D = I_S$$

- The region for change in width of the depletion region is due to the fact that different voltage level are set up by the drain current due to non-uniform distribution of resistance in the n-channel.
- Hence the upper region is more reverse biased compared to the lower.
- If V_{DS} is increased from 0 to 20 Volts current will increase;

Ans: Forward bias junction has low resistance path.
Q: Vice versa.



(Fig-2)

(pinch off $V_{GS} = 0$ V, $V_D = V$)

- As V_{DS} increases and approaches the value equal to V_p , then depletion regions will widen causing a reduction in a n-channel.


- At this point of time when the two depletion regions touch each other, the condition is referred to as pinch-off. & the voltage is known as pinch off voltage.

when V_{DS} increases beyond V_p , the region between the depletion region increases in length but I_D remains same and denoted as I_{DS} .

- I_{DS} is the maximum current for JFET & is defined by the condition $V_{GS} = 0$ V.

$$V_{DS} > |V_p|$$

Characteristics.




case-2 (Fig-4)

- A voltage of $-1V$ is applied between gate and source, the current reaches the saturation level earlier as compared to $V_{GS}=0V$ condition.
- Hence the saturation level will be met at the lower value of V_{DS} .
- When V_{GS} is made more negative i.e. equal to $-V_p$, it is sufficiently negative to establish zero current and the device gets turned off.


Pinch off voltage — It is the minimum drain-source voltage at which the drain current essentially becomes constant.

→ The level of V_{GS} that results in $I_D = 0 \text{ mA}$ is defined by $V_{GS} = V_P$, with V_P being a negative voltage for n channel devices & the value for p-channel device.



(Application of a negative voltage to the gate of a JFET)

Characteristics of n channel JFET with $I_{DSS} = 8 \text{ mA}$, $V_P = -4 \text{ V}$.



Characteristics of a JFET

- 2 types of characteristics
 - Output / Drain characteristics
 - Transfer characteristics

Drain characteristics :- It gives relation between I_D & V_{DS}

- for different values of V_{GS} .

- It can be subdivided into 4 regions.

1) Ohmic Region (OA)

- During this period the curve is linear for low values of V_{DS} .

(current varies directly with voltage following ohms law).

The JFET behaves like an ordinary resistor till pt. "A" called knee point.

2) Curve (AB) :- I_D increases at a very low rate upto pt B. i.e from pt "A" to pt "B".

- V_{DS} corresponding to pt "B" called pinch-off voltage.

3) Pinch-off Region (BC) :- It is known as saturation or amplified region.


- During this period V_{DS} increases but I_D remains constant & named as I_{DS} .

During this period no external bias required as $V_{GS} = 0V$.

Break down region

Break down region :- If V_{DS} increases beyond the saturation value, then I_D increases rapidly.

Bcz the reverse biased gate channel PN junction



Given
V_{DS} = 6 V

Derive the equation for drain current from
the following (of transfer characteristics of a JFET).

Referring to transfer characteristics

$$I_{DS} = 12 \text{ mA}$$

$$V_{DS(\text{off})} = -5 \text{ V}$$

$$I_D = I_{DS} \left[1 - \frac{V_{DS}}{V_{DS(\text{off})}} \right]^2$$

$$= 12 \left[1 + \frac{V_{DS}}{5} \right]^2 \text{ mA}$$

If a JFET has a drain current of 5 mA at
 $I_{DS} = 10 \text{ mA}$ & $V_{DS(\text{off})} = -6 \text{ V}$, find the value of

$$(i) V_{DS} \quad (ii) V_P$$


$$I_D = I_{DS} \left[1 - \frac{V_{DS}}{V_{DS(\text{off})}} \right]^2$$

$$5 = 10 \left[1 + \frac{V_{DS}}{6} \right]^2$$

$$1 + \frac{V_{DS}}{6} = \sqrt{\frac{5}{10}} = 0.707$$


$$\therefore V_{DS} = (0.707 - 1) \times 6 = -1.76 \text{ V}$$

$$V_P = -V_{DS(\text{off})} = 6 \text{ V}$$



Unidirectional input output of /DE MOSFET.
Basic construction By changing the polarity of V_{DS} , it can operate in both modes.

- A slab of p-type material is referred to as the substrate.
- It is the foundation on which the device is constructed.
- The substrate is internally connected to the source terminal.
- Many discrete devices provide an additional terminal labeled ss, resulting in a four-terminal device, such as in Fig (a).



- The source & drain terminals are connected through metallic contacts to n-doped regions linked by an n-channel as shown in fig.
- The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin silicon dioxide (SiO_2) layer.
- SiO_2 is a type of insulator referred to as a dielectric, which sets up opposing electric fields with dielectric when exposed to an externally applied field.

SiO_2 layer is an insulating layer means that:

- There is no direct electrical connection between the gate terminal & the channel of a MOSFET
- It is the insulating layer of SiO_2 in the MOSFET construction that accounts for the very desirable high $\text{I}_{\text{D}}/\text{V}$ impedance of the device.

$$\text{so } \boxed{\text{I}_g = 0}$$

→ The input resistance of a MOSFET is more than that of a typical JFET, even though the input impedance of most JFETs is sufficiently high for most applications.


→ B'coz of high $\text{I}_{\text{D}}/\text{V}$ impedance $\text{I}_g = 0 \text{ A}$ for dc bias configuration.

→ on MOSFET

- metal for drain, source & gate
- oxide for silicon dioxide insulating layer.
- semiconductor for the basic structure on which the n-and p-type regions are diffused.

→ The insulating layer between the gate and the channel has resulted in another name for the device: insulated-gate FET, or IGFET.

BASIC OPERATION AND CHARACTERISTICS




MOSFET with $V_{GS} = 0V$ & applied voltage V_{DD} .

case - I $V_{GS} = 0V$, $V_{DS} = +ve$ value
 → the gate & source voltage is set to 0V by the direct connection from one terminal to the other & a voltage V_{DS} is applied across the drain-to-source terminals.
 → the result is an attraction for the positive potential at the drain by the free electrons of the n-channel and a current similar to that established through the channel of the FET.

Case-II

$V_{GS} = -ve$ value



Electrons repelled by negative potential at gate. (fig-3)

$V_{GS} \uparrow I_D \downarrow$

Reduction in free electrons carriers in a channel due to a negative potential at the gate terminal.

- V_{GS} is set at negative voltage such as -1V.
- The -ve potential at the gate will tend to pressure electrons toward P-type substrate (like charges repel) & ~~holes~~ attracts holes from the P-type substrate (opposite charges attract) as shown in the above figure.
- Depending on the magnitude of the negative bias established by V_{GS} , a level of recombination between electrons & holes will occur that will reduce the number of free electrons in the n-channel available for conduction.
- The more negative the bias, the higher is the rate of recombination.
- The resulting level of drain current is therefore reduced with increasing negative bias for V_{GS} .

Case - III $V_{GS} < V_{TH}$: The value, the gate will draw the current I_D from the source. Then addition electrons from drain side (in p-type material).

$$I_D = 2 \cdot 2 \cdot 0.001 A$$

That means I_D exceed the maximum rating current (current or power) for the device.

\rightarrow If V_{GS} increase

I_D increase at a ~~rate~~ $\frac{dI_D}{dV_{GS}}$

$[V_{GS} \uparrow I_D \uparrow]$

- The application of a positive gate-to-source voltage has "enhanced" the level of free carriers on the channel compared to that encountered with $V_{GS} = 0V$.
- So region of positive gate voltages on the drain / transfer characteristics is often referred to as the enhancement region.
- The region betⁿ cutoff & saturation level of I_{DS} referred to as the depletion region.

- The relationship betⁿ I_D & V_{GS} is defined by Shockley's equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Constants

control variable

$$I_D = \begin{cases} I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 & V_{GS} > V_P \text{ (n-channel)} \\ 0 & V_{GS} \leq V_P \text{ (p-channel)} \\ \text{other wise} & \end{cases}$$

Transfer characteristics :-

~~For V_{DS} < V_p, gate current is zero.~~

Depletion mode





Fig-(2)



Drain characteristics & Transfer characteristics

for an n-channel depletion mode MOSFET.


From above figure :-

MOSFET.

- i) I_{DSS} (shorted-gate drain current) :- It is the drain current with source short-circuited to gate (i.e. $V_{GS} = 0$) and drain voltage (V_{DS}) equal to pinch off voltage. It is some times called zero bias current.
- ii) V_{DS} - maximum drain voltage
- iii) V_{GS} - gate to source voltage
- iv) I_D - drain current
- v) V_p (pinch off voltage) - It is the minimum drain-source voltage at which the drain current essentially becomes constant.

if $V_{DS} > V_p \rightarrow$ then JFET can operate.

if $V_{DS} > V_{DS(\text{max})} \rightarrow$ then JFET breakdown.



Expression for drain current I_D ?

$V_{GS(off)}$ \rightarrow Gate-source cut off voltage : It is the gate-source voltage where the channel is completely cut off and the drain current becomes zero.

$$V_P = V_{GS(off)} (\because \text{By drain characteristic})$$

so $I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]^2$



I_D = drain current at given V_{GS} .

I_{DSS} = shorted - gate drain current

V_{GS} = gate - source voltage.



$V_{GS(off)}$ = gate - source cut off voltage.

symbol





substrate connected to source

(n-channel depletion-type mosfet)



(p-channel enhancement-type mosfet)


p-channel depletion type mosfet



Drain current increase from cutoff at $V_{DS} = V_P$

I_{DS} increase for values of V_{DS}

Enhancement type MOSFET
(n-channel)



(n-channel enhancement type MOSFET)

- A slab of p-type material is taken & is treated as substrate.
- The source & drain terminals are connected to n-doped regions but no-channel is present between the two n-doped regions. This is the primary difference between the construction of depletion type & enhancement type MOSFET.
- The SiO_2 layer is present to isolate the region between drain & source from the gate.

case-I

$$V_{DS} = 0 \text{ V}, V_{GS} = +ve \text{ value}$$


The absence of n-channel will result in a current of 0A because it is not sufficient to have a large accumulation of carriers (electrons) at the drain & source if a path

fails to exist between the two.

- In fact the two reverse biased p-n junction between n-doped region & P-type substrate opposes the flow of electrons between drain & source.

Case-II $V_{DS} = V_{DS} = \text{some fixed value}$

Region depleted of
P-type carriers (holes)



(fig-2)

when $V_{DS} = +ve$ value, the potential at gate will pressure the holes along edge of the SiO_2 layer to enter the dopper into P-type material.

The result is depletion layer near to the SiO_2 layer void of holes.

- The electrons in the p-type subscript will be attracted to the gate & accumulate in the region nearer to SiO_2 layer.

AS V_{GS} increases, concentration of e^- increases until the induced n-type layer supports a measurable flow of current between the drain and the source.


Threshold voltage:

The level of V_{GS} that results in significant increase in the drain current is called threshold voltage given by V_T .

- since the channel is absent with $V_{GS} = 0V$. and is enhanced by the application of the V_{GS} . This type of MOSFET is known as enhancement type MOSFET.

Case - III


V_{GS} = constant, V_{DS} = the value.



(Change in channel and depletion region with increasing level of V_{DS} for a

$V_{GS} = \text{constant}$

$V_{DS} = \text{true value}$



- If we increase the value of V_{DS} & $V_{GS} = \text{const}$ the drain current reaches the saturation value. This is due to the pinch off process that occurs by narrowing a channel at the drain end of the MOSFET.

$$V_{Dly} = V_{DS} - V_{GS}$$

$$(V_{DS})_{sat} = V_{GS} - V_T$$

for $V_{GS} < V_T$, $I_D = 0 \text{ mA}$

For $V_{GS} > V_T$, $I_D = K(V_{GS} - V_T)^2$

where K is a constant and is a function of construction of the device and is defined by K .

$$K = \frac{I_{D(ON)}}{(V_{DS(ON)} - V_T)^2}$$

Here $I_{D(ON)}$ and $V_{DS(ON)}$ are the values at a particular operating point on the most characteristic.

Let $I_{D(ON)} = 10 \text{ mA}$ { from fig-4

$$V_{DS(ON)} = 8 \text{ V}$$

$$V_T = 2 \text{ V}$$

$$K = \frac{10 \text{ mA}}{(8 \text{ V} - 2 \text{ V})^2}$$

$$= \frac{10 \text{ mA}}{(6 \text{ V})^2}$$

$$= \frac{10 \text{ mA}}{36 \text{ V}^2} = 0.278 \times 10^{-3} \text{ A/V}^2$$

$$I_D = K (V_{DS} - V_T)^2$$


$$= 0.278 \times 10^{-3} (V_{DS} - 2 \text{ V})^2$$

Substituting $V_{DS} = 4 \text{ V}$

$$I_D = 1.11 \text{ mA}$$

At $V_{DS} = V_T$ $I_D = 0 \text{ mA}$

Transfer characteristics



$$I_B \approx 80 \text{ nA} \quad V_{CE} = 5 \text{ V}$$

$$\beta_{ac} = ?$$

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B} \Big|_{V_{CE}=\text{const.}} = \frac{I_{C2} - I_{C1}}{I_{B2} - I_{B1}}$$

$$I_C = 6 \cdot 7 \cdot 2 \text{ mA}$$

Transistor Biasing.

Basically a transistor is used as an amplifier.

The process of raising the strength of a weak signal without any change in its general shape is referred to as faithful amplification. *

The basic requirement for faithful amplification are

- (i) Emitter-base junction is forward biased. (C.E)
- (ii) Collector-emitter junction is reverse biased.
- (iii) Proper-zero signal collector current.

Emitter-base junction


(i) Minimum proper base-emitter voltage: The base-emitter voltage V_{BE} should not fall below 0.3V for germanium & 0.7V for silicon transistors at any instant. If V_{BE} falls below these values during any part of the signal, that part will be amplified to smaller extent due to smaller collector current & therefore faithful amplification can not be accomplished.

(ii) Minimum proper collector-emitter voltage: There must be a proper reverse bias voltage across collector-to-emitter voltage V_{CB} which value is 0.5V for Ge and 1V for Si transistors. If V_{CB} falls below these values the collector-emitter junction is not properly reverse bias causing increase in base current I_B and decrease in collector current I_C & so decrease in the value of β & result in unfaithful amplification.


(iii) Proper-zero signal collector current: Consider an

n-p-n transistor circuit as shown in fig. (i). During the positive half-cycle of the signal base is positive w.r.t. emitter and hence base-emitter junction is forward biased.

biased. This will cause a base current and much larger collector current to flow in the circuit. The result is that the half-cycle of the signal is amplified in the collector as shown. However, during the -ve half-cycle of the signal base-emitter junction is reverse biased and hence no current flows in the circuit. The result is that there is no output due to the negative half-cycle of the signal. So we get unfaithful amplification.



Unfaithful Amplification



Faithful Amplification

Now, introduce a battery source V_{bb} in the basic ckt. The magnitude of this voltage should be such that it keeps the i/p circuit forward biased even during the peak of -ve half-cycle of the signal. When no signal is applied a d.c. current I_c will flow in the collector's circuit due to V_{bb} . This is known as zero signal collector current I_c^0 . During the positive half-cycle of the signal, i/p ckt is more forward and hence collector current increases. However, during the -ve half cycle of the signal, the i/p ckt is less forward biased and collector current decreases. In this way, the -ve half cycle of the signal also appears in the o/p and hence faithful amplification occurs. So, for faithful amplification zero signal collector current must be flow.


Zero signal collector current \geq max. collector current due to signal

- Four types of biasing ckt are there:
1. Fixed bias
 2. Emitter stabilized bias
 3. Voltage divider bias
 4. DC-bias with voltage feed back.

The proper flow of zero signal I_C and the maintenance of proper collector-emitter voltage during the passage of signal is called the transistor biasing.

1. FIXED-BIAS CIRCUIT:


* The circuit arrangement of a fixed-bias configuration is shown below.



* In this method, a high resistance R_B (several hundred k Ω) is connected between the base and the end of supply for n-p-n transistors and between base and negative end of supply for p-n-p transistors. Here the required zero signal base current is provided by V_{cc} and it flows through R_B . It is because now base is positive w.r.t. emitter i.e. base-emitter junction is forward biased. The required value of zero signal base current I_B (and hence $I_c = \beta I_B$) can be made to flow by selecting the proper value of base resistor R_B .

* Circuit analysis: It is required to find the value of R_B so that required collector current flows in the zero signal conditions. Let I_c be the required zero signal collector current.

$$\therefore I_B = \frac{I_c}{\beta}$$




DC equivalent circuit.

* First Applying KVL to calculate the base-emitter loop:

$$+V_{CC} - I_B R_B - V_{BE} = 0$$


$$I_B = \frac{V_{CC} - V_{BB}}{R_B}$$



Base-emitter loop

* Now applying KVL to the collector-Emitter loop:

~~$V_{CC} = I_C R_C + V_{CB}$~~



$$+V_{CC} + V_{CB} + I_C R_C = 0$$

$$V_{CB} = -V_{CC} - I_C R_C$$


Again according to single & double subscript notation we have

$$\rightarrow V_{CE} = V_C - V_E \Rightarrow V_{CE} = V_C \quad [\because V_B = 0]$$

$$\rightarrow V_{BB} = V_B - V_E \Rightarrow V_{BB} = V_B \quad [\because V_B = 0]$$

Advantage: 1) The circuit is quite simple.

Disadvantage: 1) As we are getting a fixed value of I_B , when temperature changes I_{C0} varies & correspondingly I_C changes thereby changing the position of Q-point. Thus the circuit is not stable.



* Purpose of BJT Biasing:

Transistors are used in different kinds of circuits that are designed to serve different purposes. In case of transistor amplifier, we need to use the active region of the transistor output characteristic. The transistor parameters are not absolute constant, but changes with both temperature and bias conditions. For example, transistor β increase with temperature as well as with collector current and an increase of β in turn further increase in collector current. The bias point thus shifts with temperature. Another parameter that affects the bias point is the collector-to-base leakage current which approximately doubles for every $10^\circ C$ rise in temperature. It may be mentioned that the linear relationship between I_C and I_B ($\Delta I_C = \beta \Delta I_B$) holds true for some particular ranges of I_C and V_{CB} .

The purpose of dc biasing of a transistor is to obtain the most appropriate values of I_C and V_{CB} . The particular set of values (dc) of I_C ,


I_{CQ} and V_{CBQ} represents a particular point in the o/p characteristics of the transistor, called the Q-point or operating point. To obtain a suitable operating point we make use of bias circuit and these are called biasing circuit.

Load Line:

$$\text{We have } V_{CB} = V_{CC} - I_C R_E$$

$$\text{Hence when } V_{CB} = 0V ; I_C = \frac{V_{CC}}{R_E} = I_{C(\max)}$$

$$\text{When } I_C = 0\text{mA } V_{CB} = V_{CC} = V_{CB(\min)}$$



Bias Stability:

- * In case of fixed bias circuit $I_B = \frac{V_{CC} - V_{BB}}{R_B}$ i.e. a fixed/constant value & we have $I_C = \beta I_B + (1 + \beta) I_{CBO}$. As the transistors are semiconductor device due to change in temp, I_{CBO} changes so β value also changes.
- * Hence whenever there is change in temp or change in transistor's parameters I_C changes thereby shifting the position of Q-point.

2. BIASER - STABILIZED BIAS:


* Therefore we can conclude that maintaining I_B constant will not provide operating-point stability as B changes. On the contrary I_B should be allowed to change so as to maintain I_C & V_{CE} const. irrespective of any change.

* Such condition can be accomplished by having a resistance across R_E . i.e. whenever I_C changes there will be equal change in I_B & that change will change the value of I_B thereby keeping the value of I_C & V_{CE} constant & Q-point constant because if there will be R_B , then we have

$$I_B = \frac{V_{CE} - V_{BB} - I_B R_E}{R_B}$$

2. EMITTER - STABILIZED BIAS:

The ckt arrangement of Emitter-stabilized Bias ckt is like that.



* First applying KVL to the base-emitter loop:

$$+V_{CE} - I_B R_B - V_{BB} - I_B R_E = 0$$

$$\text{or, } V_{CE} - I_B R_B - V_{BB} - (\beta + 1) I_B R_E = 0$$

$$\therefore I_B^2 (\beta + 1) R_E = V_{CE} - V_{BB}$$

$$\Rightarrow I_B = \frac{V_{CE} - V_{BB}}{R_B + (\beta + 1) R_E}$$

* Again we have $I_c = \beta I_B$

* Now applying KVL to the collector-emitter loop we have.

$$-V_{CC} + I_B R_E + V_{CE} + I_C R_C = 0$$

$$\Rightarrow -V_{CC} + I_B R_E + V_{CE} + I_C R_C = 0 \quad [\because I_B \approx I_C]$$

$$\Rightarrow V_{CE} = V_{CC} - I_C (R_C + R_E)$$

* Again according to single & double subscript notation we have

$$\rightarrow V_{CE_B} = V_C - V_B$$

$$\text{or, } V_C = V_{CE} + V_B$$

$$\text{or, } V_C = V_{CC} - I_C (R_C + R_E) + V_B$$

$$\therefore V_{CC} = I_C R_C + I_C R_E + V_B$$

$$\rightarrow V_C = V_{CC} - I_C R_C \quad [\because I_C R_E = V_B]$$

$$\rightarrow V_{BB} = V_B - V_E$$

$$\text{or, } V_B = V_{BE} + V_E$$

$$\text{or, } V_B = V_{CE} - I_B R_B$$


load line:

$$\text{We have } V_{CE} = V_{CC} - I_C (R_E + R_B)$$

$$\text{Hence when } V_{CE} = 0V; I_C = \frac{V_{CC}}{(R_E + R_B)}$$

$$\text{when } I_C = 0mA; \Rightarrow I_C(\text{max})$$

$$V_{CE} = V_{CC} = V_{CE}(\text{max})$$



Voltage Divider Bias:


In case of emitter stabilized bias the presence of R_F allows I_P to change so that Q-point will be stable irrespective of variation of temp. But I_C is dependent upon β also. Hence in the emitter-stabilized bias network V_{CE} & I_C were a function of β of the transistor & the actual value of β is usually not well defined.

Hence it would be desirable to develop a bias circuit i.e. less dependent upon β or independent of β . The voltage divider network is such a network which will fulfill such requirements.

Basically we can analyze the network in two different ways; i.e. ① Exact Analysis

② Approximate Analysis.


In approximate analysis we can calculate the value of I_C without depending upon β . This make the circuit more stable.



The circuit arrangement of voltage-divider bias is like that.

① Exact Analysis:

Input Side Ckt:



First calculate the total current in the loop shown in the fig (c).

$$I = \frac{V_{cc}}{R_1 + R_2}$$


Next; Calculate the voltage across R_2 resistor and this voltage is known as Thévenin voltage (E_{Th}).

$$E_{Th} = V_{Th} = V_{R_2} = \frac{R_2}{R_1 + R_2} V_{cc}$$

[This is also known as voltage divider]

And in this loop the equivalent Thévenin resistance is $R_{Th} = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2}$

Thus the Base-emitter loop can be drawn as follows:




Apply KVL in the base-emitter loop:

$$E_{Th} - I_B R_{Th} - V_{BE} - I_B R_E = 0$$

$$\Rightarrow E_{Th} - I_B R_{Th} - V_{BE} - (1+\beta) I_B R_B = 0.$$

$$\Rightarrow I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta+1) R_E}$$

Similarly apply the KVL to the collector-emitter loop



$$V_{cc} = I_B R_B + V_{CB} + I_c R_c - V_{cc}$$

$$\therefore V_{CB} = V_{cc} - I_c (R_c + R_E)$$

$$(\because I_c \approx I_B)$$


Similarly we can determine the V_C , V_E and V_B as in the Emitter-Bias Ckt.

Approximate Analysis:

For approximate analysis

we have to change the voltage divider bias ckt like that way. In this fig R_i is the equivalent resistance between base and ground for the transistor with an emitter resistor R_E

$$R_i = (\beta + 1) R_E$$



If $R_i \gg R_2$, then all the current from V_{cc} will be diverted to R_2 rather flowing across R_i and I_2 will be approximately equal to I_1 and $I_B \approx 0$

Now the voltage across R_2 which is actually the base voltage V_B is given by

$$V_B = \frac{R_2 V_{cc}}{R_1 + R_2}$$

Since $R_i = (\beta + 1) R_E \approx \beta R_E$ the condition for approximate analysis is

$$\beta R_E \geq 10 R_2$$

Once V_B is determined, the level of V_E can be calculated from

$$V_E = V_B - V_{BE}$$

And the Emitter current can be determined from

$$I_B = \frac{V_E}{R_B} ; \text{ Again } I_c \cong I_E$$

The collector-to-emitter voltage is determined by

$$V_{CE} = V_{CC} - I_c (R_C + R_E)$$

Note in the sequence of calculation that β does not appear and I_B was not calculated. The Q-point is therefore independent of the value of β .

Load line:


$$\text{We have } V_{CB} = V_{CC} - I_c (R_C + R_E)$$

$$\text{When } V_{CB} = 0V ; I_c = \frac{V_{CC}}{R_C + R_E} = I_{c(\max)}$$

$$\text{When } I_c = 0 ; V_{CB} = V_{CC} = V_{CE(\max)}$$

DC Bias With Voltage Feedback:

An improved level of stability can also be obtained by introducing a feedback path from collector to base. Although the Q-point is not totally independent of beta, but the sensitivity of changes in beta or temperature variations is normally less than for the fixed-bias or emitter-leaked configuration.



Base-emitter loop:


$$V_{ce} - I'_c R_c - I_B R_B - V_{BB} \\ - I_B R_B = 0$$

$$\Rightarrow V_{ce} - I'_c R_c - I_B R_B - V_{BB} \\ - I_B R_B = 0$$

$$[\because I'_c > I_c + I_B \Rightarrow I'_c > I_c (\because I_B \approx 0)]$$

$$\Rightarrow V_{ce} - \beta I_B R_c - I_B R_B - V_{BB} - \beta R_B I_B = 0$$

$$\Rightarrow I_B = \frac{V_{ce} - V_{BB}}{R_B + \beta(R_c + R_B)}$$



Again $\boxed{I_c^2 R_B}$

Collector-Emitter loop:

Applying KVL in this loop:

$$\begin{aligned} V_{cc} - I_c R_c - V_{CB} - I_E R_E &= 0 \\ \Rightarrow \boxed{V_{CB} = V_{cc} - I_c (R_c + R_E)} \end{aligned}$$

Lead line: The lead line is same as for the voltage divider bias configuration.

STABILIZATION:

- * The maintenance of the operating point stable (independent of temp variation or variations in transistors parameter) is known as stabilization.
- * Stabilization is necessary due to the following reasons:

- (i) Temp. dependence of I_c
- (ii) Individual variations.
- (iii) Thermal runaway.

STABILITY FACTOR:

* I_c varies whenever there is variation in I_{co} , β , & V_{BB} . Hence stability factor is defined as the rate of change of collector current I_c with any particular parameter i.e. I_{co} , β , V_{BB} .

$$S(I_{co})^2 \frac{\partial I_c}{\partial I_{co}}$$

$$S(\beta)^2 \frac{\partial I_c}{\partial \beta}$$

$$S(V_{BB})^2 \frac{\partial I_c}{\partial V_{BB}}$$

Modelling :- A model is the combination of circuit elements, properly chosen, that approximates the actual behaviour of semiconductor device under specific operating conditions.

Types of Model :-

1. AC model.

2. Hybrid model.

→ The ac equivalent of a network is obtained by

Step 1 setting all the dc sources to zero & replacing them by short circuit equivalent.

Step 2 removing all the capacitor by short circuit equivalent.

Step 3 Redrawing the n/w in a more convenient logical form.

Important Parameters :- (Z_i, Z_o, A_v, A_t)



input impedance :-

$$Z_i = \frac{V_i}{I_i}$$


$$A_v \text{ (voltage gain)} = \frac{V_o}{V_i} \quad \left| \begin{array}{l} \text{under no load} \\ \text{conditions} \end{array} \right.$$

output impedance :-

$$Z_o = \frac{V_o}{I_o}$$

$$A_{v(\text{load})} = \frac{V_o}{V_i}$$

→ the no load voltage gain for a transistor amplifier is always greater than the loaded voltage gain.



$$A_e = \frac{I_o}{I_e}$$

$$I_o = -\frac{V_o}{R_L}$$

$$Z_i = \frac{V_i}{I_e}$$

$$A_i = \frac{I_o}{I_e} = \frac{-V_o/R_L}{V_i/Z_i}$$

$$= \frac{-V_o Z_i}{V_i R_L} = -\left(\frac{V_o}{V_i}\right) \cdot \frac{Z_i}{R_L} = -A_V \cdot \frac{Z_i}{R_L}$$

$$Z_i = \frac{V_i}{I_e}$$

$$Z_o = \frac{V_o}{I_e}$$

$$A_V = \frac{V_o}{V_i}$$

$$A_e = \frac{I_o}{I_e} = -A_V \frac{Z_i}{R_L}$$



The Transistor Model :- It employs a diode or controlled current source to duplicate the behavior of a transistor.

→ 3 types of RE model are there.

- 1) common emitter configuration
- 2) common Base
- 3) common collector

Common Emitter configuration :-

71



BJT equivalent circuit

I/P circuit for BJT.

→ Replace the diode by its equivalent Resistance as determined by the level I_E .

Diode resistance determined by $\text{r}_D = \frac{26 \text{ mV}}{I_D}$.

→ Using the subscript e, I_e is the emitter current

$$\text{so } r_e = \frac{26 \text{ mV}}{I_e}$$

→ For Q/P side. $I_i = I_b$

$$r_i = \frac{V_i}{I_b} = \frac{V_{be}}{I_b}$$


$$= \frac{I_e r_e}{I_b}$$

$$I_e = I_c + I_b$$

$$= \beta I_b + I_b$$

$$= I_b (\beta + 1)$$

$$I_e \approx \beta I_b \quad \text{sin } (\beta \gg 1)$$



Defining the level of r_e .

$$\text{so } r_e = \frac{\beta I_b r_e}{I_b} = \beta r_e$$

$$Z_o = \infty$$


$$AV = \frac{V_o}{V_i} = \frac{-I_o R_L}{I_e R_e} = \frac{-I_c R_L}{B I_b R_e}$$

$$= \frac{-B I_b R_L}{B I_b R_e}$$

$$AV = -\frac{R_L}{R_e}$$

→ The -ve sign denotes that the output and input voltages are 180° out of phase.


means




$$A_i = \frac{I_o}{I_i}$$

$$= \frac{I_c}{I_b} = \frac{B I_b}{I_b}$$

$$[A_i = B]$$




improved BJT model.




The model for the common-emitter transistor configuration including effect of R_o .

Common-Base configuration :-

60



a. (common Base BJT)
transistor



b. equivalent


The a.c resistance of a diode is given by equation

$$r_{ac} = \frac{26 \text{ mV}}{I_D}$$

(1) I_D = diode current through the diode or diode current.

$$r_{ac} = \frac{26 \text{ mV}}{I_E}$$

(2) where I_E is the d.c equivalent current at the emitter terminal.



(common Base r_{ac} equivalent circuit)

B. For ac response, the diode can be replaced by its equivalent ac resistance determined by equation (2).

→ For ac response, the diode can be replaced by its equivalent ac resistance determined by equation (2).

→ r_{ac} or high

$$r_{ac} = r_e$$

$$r_e = \frac{V_T}{I_E}$$


$$A_V = \frac{V_o}{V_i}$$

$$V_o = -I_e R_L = -(-I_C) R_L$$

$$V_o = \alpha I_e \cdot R_L$$

$$V_i = I_e Z_i$$

$$V_i = I_e r_e$$



$$A_V = \frac{V_o}{V_i} = \frac{\alpha I_e R_L}{I_e r_e}$$

$$A_V = \frac{\alpha R_L}{r_e}$$

$$A_V \approx \frac{R_L}{r_e} \quad (\text{as } \alpha < 1)$$

$$A_i^c = \frac{I_o}{I_i} = -\frac{I_C}{I_e} = -\frac{\alpha I_e}{I_e} = -\alpha.$$

$$\boxed{A_i^c \approx -1.}$$

for a common base circuit $I_e = 4 \text{ mA}$, $\alpha = 0.98$. A signal of 2 mV is applied between the base-emitter terminals. Determine Z_i , A_V if a load of $0.56 \text{ k}\Omega$ is connected. Also find Z_o .

Sol: $I_e = 4 \text{ mA}$

$$\alpha = 0.98$$

$$V_i = 2 \text{ mV}$$

$$r_e = \frac{26 \text{ mV}}{I_e} = \frac{26 \text{ mV}}{4 \text{ mA}} = 6.5 \text{ }\Omega$$


$$Z_i = r_e = 6.5 \text{ }\Omega$$

$$Z_o = \infty$$

$$A_{V2} = \frac{\alpha R_L}{r_e} = \frac{0.98 \times 0.56 \text{ k}\Omega}{6.5 \text{ }\Omega} = 84 \text{ V/V}$$

$$A_i^c = \frac{-\alpha I_e}{r_o} = -0.98$$

BJT As an amplifier.



⇒ small frequency signal:-

- 1) Range of ac signal are mV to mV.
- 2) BJT must act ~~as~~ in linear & active mode.
- 3) Magnitude of gain is important.
- 4) Capacitance is negligible.

⇒ High frequency signal:-

- 1) BJT may operate in non-linear mode.
- 2) There must be impedance matching of device & load.

3) Power level of op is an important parameter.
Hence circuit efficiency is studied.

- 4) Diffusion capacitance (C_d) are exist due to high frequency.


⇒ Parameters of Amplifier:-

- 1) Voltage gain (A_v) 2) current gain (A_i)
- 3) output impedance (Z_o) 4) input impedance (Z_i)

Hybrid Parameters:-

- The parameters relating the four variables called h-parameters, form the word "hybrid".
- The term hybrid was chosen because the ratio of variables (V & I) in each equation results a "hybrid" set of units of measurement for the h-parameters.

- h-parameter is preferred to define a particular form at low frequency



- If we set $V_o = 0$ and solve for h_{11} ,

$$\left| \begin{array}{c} V_i \\ I_o \end{array} \right| = \left| \begin{array}{cc} h_{11} & h_{12} \\ h_{21} & h_{22} \end{array} \right| \left| \begin{array}{c} I_i \\ V_o \end{array} \right|$$

$\therefore h_{11} = \frac{V_i}{I_i} \text{ when } V_o = 0$.

$$V_i = h_{11} I_i + h_{12} V_o \quad \text{--- (1)}$$

$$I_o = h_{21} I_i + h_{22} V_o \quad \text{--- (2)}$$

If we arbitrarily set $V_o = 0$ and solve for h_{11} eq (1), we find,

$$h_{11} = \frac{V_i}{I_i} \Big|_{V_o=0} \text{ ohms. when opp S.C}$$

Put $I_i = 0$,

$$h_{12} = \frac{V_i}{V_o} \Big|_{I_i=0} \text{ unit less when opp 0^{\circ}}$$

$V_o = 0$, by shorting the output terminals, the following result of h_{21} .


$$h_{21} = \frac{I_o}{I_i} \Big|_{V_o=0} \text{ unit less when opp is}$$

Put $I_i = 0$,

$$h_{22} = \frac{I_o}{V_o} \Big|_{I_i=0} \text{ siemens. when opp is}$$

- 78
- Hence h_{11} is called input impedance with output shorted.
 - Hence h_{21} is called forward current gain with OP shorted.
 - h_{12} is called reverse voltage gain with circuit opened.
 - h_{22} is called output admittance with input terminal opened.

h -parameter equivalent circuit :-



(complete hybrid equivalent circuit)

- The input circuit appears as resistance h_11 in series with voltage source $h_{21}V_o$.
- The output circuit involves two components, a current source hfI_i and shunt resistance h_{22} .
- The circuit is called hybrid equivalent.
- The circuit is input portion is Thevenin's equivalent i.e. voltage source with series resistance while output portion is Norton equivalent i.e. current source with shunt resistance.

h -parameters	Notation in Common Base	Notation in common Emitter	Notation in common collector
h_{11}	h_{eb}	h_{ie}	h_{ec}
h_{12}	h_{reb}	h_{re}	h_{rc}
h_{21}	h_{fcb}	h_{fe}	h_{fc}
h_{22}	h_{ob}	h_{oe}	h_{oc}

$h_{11} \rightarrow$ input resistance $\rightarrow h_i$



$h_{12} \rightarrow$ reverse transfer voltage ratio $\rightarrow h_r$

$h_{21} \rightarrow$ forward transfer current ratio $\rightarrow h_f$

$h_{22} \rightarrow$ output conductance $\rightarrow h_o$.



first subscript \rightarrow the type of hybrid parameter
 2nd " \rightarrow the type of transistor & connection

Hybrid Model (For common Emitter circuit)






Hybrid Model for (common base circuit)

80




Hybrid model for (common collector circuit)




Hybrid vs re Model.

i) For common Emitter



(re model for CE)




(Hybrid Model for CE)

hie & BRE

$$hfe \cdot Ib = \beta \cdot Ib$$

hfe = \beta

$$R_o = \frac{1}{h_{oe}}$$




(hybrid Model for CB)

$$h_{ib} = r_e$$

$$h_{fb}I_e = \alpha I_e$$

$$h_{fb} = \alpha$$



(re model for CB)

Given $I_e = 2.5 \text{ mA}$

$$h_{fe} = 140$$

$$h_{oe} = 20 \mu\text{s}$$

$$h_{ob} = 0.5 \mu\text{s}$$

Determine common emitter hybrid equivalent circuit
and common base re model.

Sol a) $r_e = \frac{26 \text{ mV}}{I_e} = 10.4 \Omega$

$$h_{re} = B r_e$$

$$= 140 \times 10.4$$

$$= 1.4 \text{ k}\Omega$$

b) $r_e = 10.4 \Omega$

$$\alpha \approx 1$$

$$r_o = \frac{1}{h_{ob}} = \frac{1}{0.5 \mu\text{s}}$$

$$= 2 \text{ M}\Omega$$



$$h_{fe} = B$$


$$r_{lo} = \frac{1}{h_{oe}}$$

$$= \frac{1}{20 \mu\text{s}}$$


$$= \frac{1}{20 \times 10^{-6} \text{ s}} = 5 \times 10^4 \Omega$$

$$= 50 \text{ k}\Omega$$






(Fedded Biased circuit)



(Removal of dc source & short circuiting the capacitor)



(re model)

$$Z_{in} = R_B \parallel B R_E \text{ ohms}$$

$$Z_{in} \approx B R_E \quad R_B \gg 10 B R_E \text{ ohms}$$

→ if two resistances are taken in parallel and one of them is much larger than the other then the equivalent resistance is equal to the smaller value.

→ $Z_{in} \approx R_E$ (Put $V_i = 0$, $I_b = 0$, current source is open circuit)

$$Z_{out} = R_C \parallel R_E \text{ ohms}$$

→ if $R_E \gg 10 R_C$ then $R_C \parallel R_E \approx R_C$

$$Z_{out} \approx R_C \quad R_E \gg 10 R_C$$

$$V_0 = -I_C Z_{out}$$



$$= -B I_B \left(R_C \parallel R_E \right)$$

$$= -B \left(\frac{V_i}{B R_E} \right) \cdot \left(R_C \parallel R_E \right)$$

$$= -\frac{V_i}{R_E} \left(R_C \parallel R_E \right)$$

7

Voltage Divider Bias



$$Z_i = R_1 \parallel R_2 \parallel B R_e$$

$$\text{let } R' = R_1 \parallel R_2, \text{ then } Z_i = R' \parallel B R_e$$

$$Z_o = R_C \parallel r_o \quad \text{if } r_o > 10 R_C, \text{ then } Z_o = R_e$$

~~$$\frac{V_o}{V_i} = -\frac{I_o \times Z_o}{Z_i} = -R_e Z_o = -B I_b Z_o$$~~

$$\therefore \frac{V_o}{V_i} = -B I_b \times (R_C \parallel r_o)$$

$$\Rightarrow V_o = -B \cdot \frac{V_i}{B R_e} \times (R_C \parallel r_o)$$

$$\Rightarrow \frac{V_o}{V_i} = -\frac{(R_C \parallel r_o)}{R_e}$$

$$\text{or } A_V = -\frac{(R_C \parallel r_o)}{R_e}$$

A_V is same as fixed Bias configuration.



$$A_V = -\frac{R_C}{r_e}$$

$$r_o > 10 R_C$$

Emitter-stabilized ckt / (CE Emitter-Bias configuration)

- The emitter R_E may or may not be bypassed in the an domain. The effect of R_E is to make the analysis a great deal more complicated & in most situations its effect can be ignored. R_E is not in

1) Unbypassed



$$V_{in} = I_b R_{RE} + I_e R_E$$

$$= I_b R_{RE} + (B+1) I_b \cdot R_E$$

$$Z_b = \frac{V_{in}}{I_b} = R_{RE} + (B+1) R_E$$

$$Z_b = B(R_E + R_E) \quad \text{if } B \gg 1.$$

$$Z_b = B R_E \quad R_E \gg R_E$$

$$Z_o = R_B || Z_b \quad Z_o \uparrow \text{ & } Z_o \text{ is higher compared to bypass capacitor}$$

with $V_C^o = 0$, $I_b = 0$, $B I_b$ can be replaced by open

$$Z_o = R_C \quad Z_o \uparrow \text{ in presence of unbypassed RE}$$

$$V_0 = -I_b Z_o = -B I_b R_C = -B \cdot \frac{V_{in}}{Z_b} \cdot R_C$$

$$\frac{V_0}{V_{in}} = -B \frac{R_C}{Z_b} = \frac{-B R_C}{B(R_E + R_E)} = \frac{-R_C}{R_E + R_E} \quad R_E \gg R_E$$

$$A_V = \frac{-R_C}{R_E} \quad (R_E \ll R_E)$$

$$\text{OR} \quad A_V = \frac{-R_C}{R_E + R_E} \quad \text{Voltage gain lowered}$$

Effect of R_E

$$Z_b = R_{RE} + \left[\frac{(B+1) + (R_E/R_E)}{1 + (R_E + R_E)/R_E} \right] R_E \approx B(R_E + R_E) \Big|_{R_E \gg 10(R_E + R_E)}$$

$$Z_{in} = Z_b \parallel R_B$$


$$Z_o = R_C \parallel \left[\frac{R_E + B(R_E + r_e)}{1 + \frac{B R_E}{R_E}} \right] \approx R_C \Big|_{R_E \gg r_e}$$

$$AV = \frac{-B R_C}{Z_b} \left(1 + \frac{r_e}{R_E} \right) + \frac{R_E}{R_E} \left(1 + \frac{r_e}{R_E} \right)$$


$$\boxed{AV = -\frac{B R_C}{Z_b}} \quad R_E \gg 10r_e$$

Emitter follower configuration :-

- When the o/p is taken from emitter terminal of the transistor, the o/p is referred to as a emitter follower.
- The emitter voltage is in phase with the i/p sig v_i which means both o/p & i/p voltage attend their positive & negative peaks at the same time. The fact that v_o follows v_i with that inphase relationship accounts for the name emitter follower.



$$Z_i = R_B \parallel Z_b$$



$$Z_b = B R_E + (B+1) R_E$$

$$= B(R_E + R_E)$$

$$\boxed{Z_b \approx B R_E} \quad R_E \gg r_e$$

$$V_i = I_b R_e + (\beta + 1) I_b R_E$$

$$Z_b = \frac{V_i}{I_b} = \beta R_E + (\beta + 1) R_E \\ \approx \beta (R_E + R_E) . \quad (\because \beta + 1 \approx \beta)$$

$$I_b = \frac{V_i}{Z_b}$$

$$I_e = (\beta + 1) I_b = (\beta + 1) \frac{V_i}{Z_b}$$

$$= \frac{(\beta + 1) V_i}{\beta R_E + (\beta + 1) R_E}$$

Divide $(\beta + 1)$ in both numerator & denominator

$$I_e = \frac{V_i}{\left(\frac{\beta}{\beta + 1} \right) R_E + R_E}$$

$$= \frac{V_i}{\frac{\beta}{\beta + 1} R_E + R_E} \quad (\because \beta + 1 \approx \beta)$$

$$\boxed{I_e = \frac{V_i}{R_E + R_E}}$$

$$Z_o = R_E \parallel R_E$$

Since $R_E \gg R_E$

$$\boxed{Z_o = R_E}$$

$$AV \doteq \frac{V_o}{V_i} = \left(\frac{R_E}{R_E + R_E} \right) \times V_i$$

$$\frac{V_o}{V_i} = \frac{R_E}{R_E + R_E}$$

$$\boxed{AV = \frac{R_E}{R_E + R_E}} \Rightarrow AV = 1 \quad | \quad R_E \ll R_E$$

Effect of r_o

76

$$Z_i = B r_e + \frac{(B+1) R_E}{1 + \frac{R_E}{r_o}}$$


$$Z_o = r_o \parallel R_E \parallel \frac{B r_e}{B+1}$$

$$A_v = \frac{(B+1) R_E}{1 + \frac{R_E}{r_o}} / Z_o$$

$$\boxed{A_v = \frac{R_E}{r_o + R_E} \quad r_o \gg 10 R_E}$$


H_e model for common-base configuration :-

low i/p impedance & high o/p impedance
current gain less than 1.



r_o (transistor output resistance)
is not included b/c it is in forward bias
megohm range & can be ignored w.r.t.
current I_C with R_C

(common base configuration)



(H_e model)

$$\boxed{Z_i = R_E \parallel r_e}$$

if $R_E \gg 10 r_e$

$$\boxed{Z_i = R_E}$$

$$\boxed{Z_o = R_C}$$

$$V_o = -I_o Z_o = -(-I_c) \cdot R_C$$



$$V_o = I_c R_C$$

$$= \alpha I_E R_C$$

$$= \alpha \cdot \frac{V_E}{r_E} \cdot R_C$$

$$\frac{V_o}{V_i} = \frac{\alpha R_C}{r_E}$$

$$A_v = \frac{\alpha R_C}{r_E}$$

Current gain HERE $r_E \gg r_L$, $I_i = I_E$

$$Z_o = \frac{V_o}{I_o}$$

$$A_i = \frac{I_o}{I_i} = \frac{-I_c}{I_E} \quad (r_E \gg r_L)$$


$$= -\frac{\alpha I_E}{r_E}$$

$$A_i = -\alpha \approx -1$$


$\Rightarrow A_v$ is a positive number shows that V_o & V_i in phase for common-base configuration.

Collector Feedback Configuration:-

This circuit employs a feedback path from collector to increase the stability of the system.



(Collector feedback configuration)



(Re model).

$$I' = \frac{V_o - V_i}{R_F}$$

78

92

$$\begin{aligned} V_o &= -I_o R_C \\ &\equiv -I_C R_C \\ V_o &= -\beta I_b R_C \quad (\because I_o = \beta I_b + I' \approx \beta I_b) \end{aligned}$$

$$\text{but } I_b = \frac{V_i}{R_{RE}}$$

$$\begin{aligned} V_o &= -\beta \left(\frac{V_i}{R_{RE}} \right) \cdot R_C \\ &= -\frac{R_C}{R_{RE}} \cdot V_i \end{aligned}$$

$$\boxed{AV = \frac{V_o}{V_i} = -\frac{R_C}{R_{RE}}} \quad \checkmark$$

$$\begin{aligned} I' &= \frac{V_o - V_i}{R_F} = \frac{V_o}{R_F} - \frac{V_i}{R_F} \\ &= -\frac{R_C V_i}{R_{RE} R_F} - \frac{V_i}{R_F} \\ &= -\frac{1}{R_F} \left[1 + \frac{R_C}{R_{RE}} \right] V_i \end{aligned}$$

$$V_i = I_b B_{RE} = (I_e + I') B_{RE} = I_e B_{RE} + I' B_{RE}$$

$$\Rightarrow V_i = I_e B_{RE} + \left\{ -\frac{1}{R_F} \left[1 + \frac{R_C}{R_{RE}} \right] V_i \right\} B_{RE}$$

$$\Rightarrow V_i + \left\{ \frac{1}{R_F} \left[1 + \frac{R_C}{R_{RE}} \right] V_i \right\} B_{RE} = I_e B_{RE}$$

$$\Rightarrow V_i \left[1 + \frac{B_{RE}}{R_F} \left(1 + \frac{R_C}{R_{RE}} \right) \right] \cancel{B_{RE}} = I_e B_{RE}$$

$$\Rightarrow \frac{V_i}{I_e} = \frac{\frac{B_{RE}}{1 + \frac{B_{RE}}{R_F} \left(1 + \frac{R_C}{R_{RE}} \right)}}{1 + \frac{R_C}{R_{RE}}}$$

$$1 + \frac{R_C}{R_{RE}} \approx \frac{R_C}{R_{RE}}$$

$$\Rightarrow \frac{V_i}{I_e} = \frac{\frac{B_{RE}}{1 + \frac{B_{RE}}{R_F} \times \frac{R_C}{R_{RE}}}}{1 + \frac{R_C}{R_{RE}}}$$

$$\boxed{\hat{Z}_e = \frac{V_i}{I_e} = \frac{B_{RE}}{1 + \frac{B_{RE}}{R_F} \times \frac{R_C}{R_{RE}}}} \quad \checkmark$$

$$\text{OR } Z_e = \frac{R_{RE}}{\frac{1}{B} + \frac{R_C}{R_F}}$$

$$Z_0 = R_C \parallel R_F$$

79


Effect of r_C

$$X_i = 1 + \frac{R_C \parallel r_C}{R_F}$$

$$\frac{1}{B_{ICE}} + \frac{1}{R_F} + \frac{R_C \parallel r_C}{R_F r_C}$$

$$Z_0 = r_C \parallel R_C \parallel R_F$$

$$AV = \frac{-\left[\frac{1}{R_F} + \frac{1}{r_C} \right] (r_C \parallel R_C)}{1 + \frac{r_C \parallel R_C}{R_F}}$$



(Darlington combination)

→ If two BJT are connected in such a way that they operate as an "superbeta" transistor, then that connection is known as Darlington connection.

→ If β_1 & β_2 are current gains, then darlington connection provide a current gain of

$$\beta_D = \beta_1 \beta_2$$

→ If the two transistors are matched so that $\beta_1 = \beta_2 = \beta$, the darlington connection provides a current gain of


$$\beta_D = \beta^2$$

→ A darlington transistor connection provides a transistor having a very large current gain, typically a few thousand.

DC Bias of darlington circuit :-

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta_D R_E}$$

β_D = high current gain




→ The value of B_D is much greater & the value of V_{BE} is larger.

$$I_E = (B_D + 1) I_B \approx B_D I_B$$

dc voltages are $V_E = I_E R_E$


$$V_B = V_E + V_{BE}$$



(Darlington Emitter follower circuit)

- ac input sig is applied to Base of transistor thru capacitor C_1 .
- ac opp sig V_o obtained from emitter through capacitor C_2 .
- Due to the absence of a load R_L , the opp current I_o is defined through R_E .

input impedance



(finding Z_i)

$$Z_{e2} = \beta_2 (r_{e2} + R_E)$$

$$Z_{e1} = \beta_1 (r_{e1} + Z'_{e2})$$

$$Z_i = \beta_1 (r_{e1} + \beta_2 (r_{e2} + R_E))$$

$$R_E \gg r_{e2}$$

$$Z_{e1} = \beta_1 (r_{e1} + \beta_2 R_E)$$

$$\beta_2 R_E \gg r_{e2}$$

$$Z_{e1} \approx \beta_1 \beta_2 R_E$$

$$= R_B \parallel Z'_e$$


$$Z_i = R_B \parallel \beta_1 \beta_2 R_E$$

$$\beta_1 = \beta_2 = \beta$$

$$Z_i = R_B \parallel \beta^2 R_E$$

$$= R_B \parallel \beta_D R_E \quad (\because \beta_D = \beta_1 \beta_2)$$


current gain :-



Current mirror circuits :-

85

This circuit provides a constant current and is generally used in an integrated circuit. This current is obtained from an output current as the reflection or mirror image of a current developed on the other side of circuit.



$$I_E = (\beta + 1) I_B \\ \approx \beta I_B$$

$$I_x = \frac{V_{CC} - V_{BE}}{R_x}$$

$$\Rightarrow I_B = \frac{I_E}{\beta}$$

$$I_A = I_E + \frac{2I_E}{\beta} = I_E (1 + \frac{2}{\beta}) \\ = \left(\frac{\beta+2}{\beta}\right) I_E \approx I_E$$

(Assumption → emitter current of both the transistors